

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 908 957 A2**

(12)

**EUROPEAN PATENT APPLICATION**

(43) Date of publication:

14.04.1999 Bulletin 1999/15

(51) Int Cl.<sup>6</sup> **H01L 27/148, H04N 3/15**(21) Application number: **98307952.6**(22) Date of filing: **30.09.1998**

(84) Designated Contracting States:

**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE**

Designated Extension States:

**AL LT LV MK RO SI**(30) Priority: **06.10.1997 JP 272578/97**(71) Applicant: **CANON KABUSHIKI KAISHA  
Tokyo (JP)**

(72) Inventors:

- Koizumi, Toru, c/o Canon K.K.  
Tokyo (JP)
- Kochi, Tetsunobu c/o Canon K.K.  
Tokyo (JP)


(74) Representative:

**Beresford, Keith Denis Lewis et al  
BERESFORD & Co.  
2-5 Warwick Court  
High Holborn  
London WC1R 5DJ (GB)**

(54) **Image sensing apparatus, signal detection apparatus, and signal accumulation apparatus**

(57) There is provided an image sensing apparatus comprising a plurality of pixels each including a photoelectric conversion unit, an amplification unit for amplifying a signal from the photoelectric conversion unit, a

transfer unit for transferring the signal from the photoelectric conversion unit to the photoelectric conversion unit, and a read control unit for controlling a read of the signal from the amplification unit under control of the voltage level of the input portion of the amplification unit.

**FIG. 5**

**Description****BACKGROUND OF THE INVENTION****Field of the Invention**

**[0001]** The present invention relates to an image sensing apparatus, a signal detection apparatus, and a signal accumulation apparatus and, more particularly, to read control of a signal from a pixel or cell.

**Related Background Art**

**[0002]** Figs. 1A and 1B are equivalent circuit diagrams, respectively, showing the pixel portions of conventional two-dimensional solid-state image sensing apparatuses. In Figs. 1A and 1B, the circuits respectively comprise power supply lines 1, reset switch lines 2, selection switch lines 3, signal output lines 4, and photodiodes 5. The circuit in Fig. 1A also includes a transfer switch line 6. Fig. 1A shows the circuit of the solid-state image sensing apparatus reported by Eric R. Fossum et al., IEDM, 1993 (technical reference 1: IEDM 93, pp. 583 - 586). Fig. 1B shows the circuit of the solid-state image sensing apparatus reported in "ISSCC96/Session 1/Plenary Session/Paper TA1.2". Fig. 2 shows an example of the circuit in Fig. 1B in which pixels are two-dimensionally laid out, and a read circuit for reading out an image signal is added.

**[0003]** Such a two-dimensional solid-state image sensor including a signal amplifier within each pixel requires a plurality of switch elements and a plurality of elements constituting the signal amplifier in addition to the photodiode. In Fig. 1A, one pixel requires one photodiode and four MOS transistors, inevitably increasing the size of one pixel.

**[0004]** The basic operation of the circuit in Figs. 1A and 2 will be described.

(1) A reset operation of inputting the reset voltage to the input node of a source follower Q3 is performed by a reset switch Q2, and a row is selected by a selection switch Q4.

(2) The input node of the source follower Q3 is floated. A noise component made up of reset noise and fixed pattern noise such as variations in threshold voltage of the MOS source follower Q3 is read out, and the readout information is temporarily held in a signal accumulator 15.

(3) A transfer switch Q1 is opened/closed to transfer an accumulation charge generated by an optical signal to the input node of the source follower Q3. The sum of the noise component and the optical signal component is read out and held in the signal accumulator 15.

(4) The signal of the noise component and the signal of the noise and optical signal components are respectively read out to common signal lines 19 and 19' via common signal line transfer switches 18 and 18'. Outputs from the common signal lines 19 and 19' respectively yield outputs 13 and 14 via buffer amplifiers. In the next stage, the reset noise and the fixed pattern noise can be removed by calculating the difference between the outputs 13 and 14. Note that pixels are sequentially scanned by a vertical shift register 12 and a horizontal shift register 16.

**[0005]** To the contrary, in Fig. 1B, one pixel requires one photodiode and three MOS transistors. The number of transistors is smaller by one than in Fig. 1A, and the transfer switch line can be eliminated. This significantly reduces the pixel size.

**[0006]** However, owing to the absence of the transfer switch, the pixel of Fig. 1B does not comprise the mechanism of holding the noise component of each pixel during the accumulation period. Accordingly, noise cannot be removed, and the signal component-to-noise component ratio, i.e., S/N ratio of the image sensing apparatus is lower than in Fig. 1A.

**[0007]** As described above, in the prior arts, it is difficult to realize a high S/N ratio and reduce the pixel size. In addition, the dynamic range narrows upon voltage drop of the selection switch Q4.

**SUMMARY OF THE INVENTION**

**[0008]** It is an object of the present invention to reduce the size of a pixel or cell.

**[0009]** It is another object of the present invention to prevent a decrease in dynamic range of the pixel.

**[0010]** To achieve the above objects, according to an embodiment of the present invention, there is provided an image sensing apparatus comprising a plurality of pixels each including photoelectric conversion means, amplification means for amplifying a signal from the photoelectric conversion means, transfer means for transferring the signal from the photoelectric conversion means to the amplification means, and read control means for controlling a read of the signal from the amplification means under control of a voltage level of an input portion of the amplification means.

**[0011]** According to another embodiment, there is provided a signal detection apparatus comprising a plurality of

cells each including detection means, amplification means for amplifying a signal from the detection means, transfer means for transferring the signal from the detection means to the amplification means, and read control means for controlling a read of the signal from the amplification means under control of a voltage level of an input portion of the amplification means.

**[0012]** According to still another embodiment, there is provided a signal accumulation apparatus comprising a plurality of cells each including accumulation means, amplification means for amplifying a signal from the accumulation means, transfer means for transferring the signal from the detection means to the accumulation means, and read control means for controlling a read of the signal from the amplification means under control of a voltage level of an input portion of the amplification means.

**[0013]** With the above arrangement, the size of the pixel or cell can be reduced.

**[0014]** The pixel can attain a wide dynamic range.

**[0015]** Other objects and features of the present invention will be apparent from the following description in conjunction with the accompanying drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

### **[0016]**

Figs. 1A and 1B are equivalent circuit diagrams each showing one conventional pixel;

Fig. 2 is an equivalent circuit diagram including a conventional read system;

Figs. 3A and 3B are equivalent circuit diagrams of one pixel and one pixel column according to the first embodiment of the present invention, respectively;

Fig. 4 is an equivalent circuit diagram of one pixel according to the first embodiment of the present invention;

Fig. 5 is an equivalent circuit diagram including a read system according to the first embodiment of the present invention;

Fig. 6 is a sectional view of a photodiode and a signal transfer unit used in the present invention;

Fig. 7 is a graph of the characteristics of a signal amplifier according to the first embodiment of the present invention;

Fig. 8 is a timing chart of a pulse to a pixel transistor used in the first embodiment of the present invention;

Fig. 9 is an equivalent circuit diagram of one pixel according to the second embodiment of the present invention;

Fig. 10 is an equivalent circuit diagram including a read system according to the second embodiment of the present invention;

Fig. 11 is an equivalent circuit diagram including a read system according to the fourth embodiment of the present invention;

Fig. 12 is a simple equivalent circuit diagram including a read system according to the fifth embodiment of the present invention;

Fig. 13 is a timing chart of a pulse to a pixel transistor used in the sixth embodiment of the present invention;

Fig. 14 is a simple equivalent circuit diagram including a read system according to the seventh embodiment of the present invention;

Fig. 15 is a timing chart of pulses to a pixel transistor and a main transistor used in the seventh embodiment of the present invention;

Fig. 16 is an equivalent circuit diagram of one pixel according to the eighth embodiment of the present invention; and

Fig. 17 is a simple equivalent circuit diagram including a read system according to the ninth embodiment of the present invention.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

**[0017]** The portions common to the first to ninth embodiments will be first described.

**[0018]** Fig. 3A is an equivalent circuit diagram of one pixel best showing the feature of the present invention. Fig. 3B is a circuit diagram for explaining an example of a read according to the present invention. The principle of the present invention will be explained with reference to Figs. 3A and 3B.

**[0019]** In Fig. 3A, a charge generated by light is accumulated in a photodiode 5. A predetermined voltage is input to the input terminal of a signal amplifier 3 by a transistor Q2. This operation will be referred to as a reset operation hereinafter. A transfer switch Q1 is opened/closed to transfer the signal charge to the input terminal of the signal amplifier 3. As a means for transferring the signal charge, the photodiode 5 and the input terminal of the signal amplifier 3 may be directly electrically connected by the transfer switch Q1. They may be connected by not only one connection transistor but a plurality of transistors. The charge transfer means may be constituted by at least one charge-coupled shift register. In other words, the present invention is not limited to the charge transfer means as far as signal information can be transferred to the input terminal of the signal amplifier 3 by any means.

[0020] At this time, a noise component can be removed by holding an output signal from the signal amplifier 3 immediately after the reset operation and subtracting it from an output from the signal amplifier 3 after transfer of the signal charge. Particularly when the photodiode 5 is a buried photodiode, various random noise generated upon the reset operation can be removed by designing the photodiode 5 such that the number of residual charges becomes, e.g., about 0 to 10 electrons after the accumulation region of the photodiode 5 is sufficiently depleted upon transfer of the signal charge.

[0021] Fig. 3B is a circuit diagram showing the state wherein signal amplifiers 31 to 34 for respective pixels on a given column within pixels arranged two-dimensionally are connected to a common signal output line 7. The signal amplifier 3 basically includes the input of a multi-input signal amplifier device, and has a load 36 connected to a power supply 8. As this load, a constant current source grounded at a reference potential point may be used in order to operate the signal amplifiers 31 to 34 in a source follower scheme. However, the signal amplifier 3 may be made up of one element or two or more elements in accordance with the purpose. In the present invention, it is important that the signal amplifier device constituted by the signal amplifier 3 is a multi-input signal amplifier circuit 3 represented by a comparator circuit or adder circuit. The load 36 of the signal amplifier 3 in Fig. 3B depends on the operation scheme of the signal amplifier device constituted by the signal amplifier 3. For example, if the signal amplifier device is a follower amplifier represented by the first embodiment (to be described later), the load 36 is a constant current source, and the power supply 8 is grounded. If the signal amplifier device is an inverting amplifier using a resistor load represented by the second embodiment (to be described later), the load 36 for the signal amplifiers 31 to 34 is a resistor, and the power supply 8 is a power supply voltage VDD.

[0022] The operation principle will be described. For example, in a follower type signal amplifier device represented by the first embodiment, an output from the signal amplifier device is an output from a row exhibiting the highest voltage output in the absence of a row selection switch. In a pixel arrangement in which the output decreases as the optical signal increases, the optical signal cannot be read out from a target row, and the dark level of any row is undesirably output. As a means for preventing this, the conventional arrangement employs a selection switch. To the contrary, in the present invention, when the optical signal is to be read out, a voltage for turning off the source follower transistor is input to the input terminal of a signal amplifier on a row not subjected to a read, and a voltage for turning on the transistor is input to the input terminal of a signal amplifier on a row subjected to a read. Then, only the read row is activated, and an output from the row receiving the ON voltage appears at the output terminal 7 of the signal amplifier. The following method enables reading out a signal from which even random noise can be removed.

[0023] Although "the voltage for turning off the transistor" is input, the transistor need not be fully turned off for the purpose of only selection of a read row. For example, when the power supply voltage is 5.0 V, and an ON voltage of 5.0 V is input in selecting a read row, the input transistor is not fully turned off upon application of 2 V to a nonselected row. When the input voltage of a selected row is 2 V or more, the signal of the selected row is output to the output terminal 7 of the signal amplifier. When the input voltage of the selected row is 2 V or less, a signal corresponding to an input voltage of 2 V is output to the output terminal 7 of the signal amplifier. This method can also limit the saturation output voltage.

[0024] The read method will be exemplified. In the following examples, even random noise generated upon the reset operation can also be removed.

(1) The OFF voltage is input via the transistor Q2 upon a signal read.

(2) The ON voltage is input via the transistor Q2 to the input terminal which has been at the OFF voltage, in order to read out a signal from a selected row.

[0025] As a result, the signal amplifier 3 on the selected row is activated.

(3) The transistor Q2 is turned off, and the output from the signal amplifier device that are made of fixed pattern noise and random noise at the input terminal is held at a portion corresponding to the signal accumulator 15 in Fig. 17.

(4) The transfer switch Q1 is opened/closed to transfer the signal charge accumulated in the photodiode 5 to the input terminal of the signal amplifier 3.

(5) The output from the signal amplifier device that is obtained by adding the signal charge to the noise signal in (3) is held at the portion corresponding to the signal accumulator 15 in Fig. 17.

(6) After the signal is read out, the OFF voltage is input to the input terminal of the signal amplifier 3 via the transistor Q2 to inactivate the signal amplifier 3 on the row.

(7) The output signal made of the noise signal in (3) is subtracted from the output signal made of the noise signal and the signal charge in (5) that is held by the signal accumulator 15.

[0026] The subtraction can be executed using a differential circuit with an operational amplifier and a capacitive

clamp circuit.

**[0027]** By the steps (1) to (7), the noise signal can be removed to realize an image sensing apparatus having a high S/N ratio.

**[0028]** As another read method, e.g., the order of reading out the noise signal may be changed. That is, after the output signal made of the noise signal and the signal charge is read out, the reset operation is performed, and the output signal made of the noise signal is read out and subtracted from the output signal made of the noise signal and the signal charge. In this case, random noise generated upon the reset operation cannot be removed, but fixed pattern noise of the signal amplifier can be removed.

**[0029]** In this manner, the present invention does not require the conventional selection switch for outputting the pixel signal to the signal output line. Consequently, the number of elements decreases, which greatly reduces the pixel size.

**[0030]** In the image sensing apparatus, the signal amplifier must have linearity and a dynamic range. If, however, the selection switch exists, the linearity is degraded by the resistance component of the selection switch. For example, as shown in Fig. 1A, when the selection switch Q4 made of a MOS transistor is inserted, a sufficient gate-source voltage VGS is applied to the selection switch Q4 in the region where the gate voltage of the MOS source follower Q3 is low. Therefore, the current of the constant current source can flow at a low drain-source voltage VDS, and a voltage drop at the selection switch Q4 can be ignored. To the contrary, in the region where the gate voltage of the MOS source follower Q3 is high, the VGS of the selection switch Q4 is low, and thus high VDS is required. The voltage drop at the selection switch Q4 quadratically increases, which greatly degrades the linearity. At the same time, the output voltage also decreases, which narrows the dynamic range.

**[0031]** To prevent degradation of the linearity, the selection switch Q4 may be arranged on the VDD side of the MOS source follower Q3. Even in this case, the VGS of the selection switch Q4 cannot be ensured, and the voltage drop at the selection switch Q4 increases, which narrows the dynamic range.

**[0032]** A voltage drop V is qualitatively given by

$$V = \sqrt{(I_{\text{const}}/\beta)} + V_{\text{th}}$$

I<sub>const</sub>: the current value of the constant current source serving as the load of the source follower Q3

V<sub>th</sub>: the threshold voltage of the MOS selection switch Q4 including the substrate bias effect

β: the structure parameter representing the driving force of the selection switch Q4

**[0033]** In this case, since the oxide film capacitance of the MOS Q3 corresponding to all the rows is added to the signal output line 4, the load capacitance is large, and a high-speed operation is difficult to perform.

**[0034]** To perform a high-speed operation, I<sub>const</sub> must be set large. For large I<sub>const</sub>, the voltage drop at the selection switch Q4 becomes undesirably large, as represented by the above equation.

**[0035]** However, if the OFF voltage is input to the MOS transistor constituting the MOS source follower Q3 on a nonselected row, no oxide film capacitance is added. Accordingly, an image sensing apparatus having a wide dynamic range because of the absence of the selection switch Q4 can be provided.

**[0036]** The present invention is not limited to an image sensing apparatus for reading out the optical signal, and can be applied to a magnetic detection apparatus in which cells are constituted using a magnetic sensor as a signal detection element instead of the photodiode in the pixel described above, and are two-dimensionally arranged.

**[0037]** The present invention can also be applied to an analog memory in which cells are constituted using a holding capacitor instead of the photodiode 5 in Fig. 3A. In this analog memory, e.g., analog data is applied to a reset power supply line and written in the holding capacitor via Q2 and Q1. The analog data written in the holding capacitor is read out by the same procedure as that of reading the optical signal. For example, the analog memory is designed to write 256 gray levels, i.e., 8-bit digital data as one analog data in one cell, and constituted by 1,000,000 cells. As a result, an 8-Mbit analog memory can be provided.

**[0038]** In the above-described arrangement, the signal amplifier is constituted by a MOS transistor which operates in a source follower scheme, and a MOS transistor which reversely amplifies the resistor load, with a small area and a simple arrangement under the control of the semiconductor process.

**[0039]** The first to ninth embodiments will be explained in more detail based on the above description.

**[0040]** Fig. 4 is an equivalent circuit diagram of the pixel portion of the first embodiment. Fig. 5 is a circuit diagram for explaining the first embodiment also including a read system. The photodiode in the first embodiment is a buried photodiode like the one shown in Fig. 6. The buried photodiode serving as a light-receiving portion is formed from an n-type layer 603 formed in a p-type well region 602 on an n-type silicon substrate 601. A p-type surface layer 604 formed on the n-type layer 603 is a dark current prevention surface layer. An insulating layer 607 is formed between the p-type well region 602 and a gate electrode 606. The gate electrode 606 in Fig. 6 serves as the gate electrode of

a transfer switch Q1 in Fig. 4, and an n<sup>+</sup>-type region 605 is connected to the gate electrode of a source follower Q3 in Fig. 4. One terminal of the source follower Q3 in Fig. 4 is connected to a signal output line 503 in Fig. 5. The source follower Q3 is connected to a constant current source 514 via the signal output line 503 to form a source follower and amplify the signal. In Fig. 4, the transfer switch Q1 is a switch for transferring a charge accumulated in a photodiode 405 to the gate of the source follower Q3 serving as the input terminal of the signal amplifier. In Fig. 4, a reset switch Q2 is a switch for inputting the voltage set in a reset power supply 402 to the input terminal. In Fig. 5, signals are read out in units of rows. As described above, a noise signal is first read out and held in a signal accumulator 506 constituted by noise and optical signal capacitors arranged for each element. An optical signal is read out and held in the signal accumulator 506. After the noise signal and the optical signal are read out to the signal accumulator 506, the noise and optical signals held in the signal accumulator 506 are sequentially read out to a common signal line 1 (509) and a common signal line 2 (510) in a time-series manner by opening/closing switches QHnk and QHsk by a horizontal shift register, and externally output as a noise signal 511 and an optical signal 512 via an output amplifier 513. The noise signal (= the noise component) is subtracted from the optical signal (= the optical component + the noise component) using two types of circuits, i.e., a clamp circuit and a differential circuit. As a result, the signal can be read out without arranging any row selection pixel switch in the pixel, and the pixel size can be reduced without forming any selection switch opening. In addition, the S/N ratio equal to that of the conventional apparatus can be obtained.

[0041] Fig. 8 shows the pulse timing to each pixel transistor used in the first embodiment, i.e., the period between reads of the noise and optical signals from the pixel to the signal accumulator 506.

[0042] Qn and Qs in Fig. 8 are write switching timings to the signal accumulator 506.

[0043] Fig. 7 shows the input/output characteristics of the source follower used as the signal amplifier. A curve a represents the input/output characteristics of the first embodiment, and an input voltage A is the highest input voltage. An input voltage C of the source follower is the lowest input voltage at which the linear region is ensured, and set to be a voltage upon reading out the highest signal charge. A curve b represents characteristics obtained when the dynamic range is narrow due to saturation at an input voltage B. A curve c represents characteristics obtained when the source follower has a large loss and an absolutely small gain.

[0044] A period D in Fig. 8 is a pixel selection period. The row was confirmed to be selected or not to be selected by inputting a voltage equal to or higher than the input voltage C to the input terminal of the source follower Q3 on a selected row by the reset operation, and inputting a voltage less than the input voltage C to a nonselected row.

[0045] The operation will be described with reference to Fig. 8. After the reset power supply is changed to high level, the reset switch Q2 on a row to be selected is turned on to change the gate voltage of the source follower Q3 to high level. The gate voltage is equal to the reset power supply if the gate voltage of the reset switch Q2 is much higher than the voltage of the reset power supply, or is lower by the threshold voltage than the gate voltage of the reset switch Q2 if the gate voltage of the reset switch Q2 is equal to or lower than the voltage of the reset power supply.

[0046] After the reset switch Q2 is turned off, and the gate of the source follower Q3 is floated, Qn of a transfer switch QHn to the common signal line 509 is turned on, and a noise component immediately after the reset operation is held in the signal accumulator 506 (interval A in Fig. 8).

[0047] Since only the gate voltage of the source follower Q3 on a selected row is much higher than the gate voltage of the source follower Q3 on a nonselected row, the current from the constant current source arranged on a signal output line on each column flows through only the source follower Q3 on the selected row, and the voltage corresponding to the gate voltage of the source follower Q3 on the selected row is output from the source follower.

[0048] After Qn is turned off, the transfer switch Q1 is turned on to transfer the optical signal component from the photodiode 405 to the gate of the source follower Q3 (interval B in Fig. 8). A voltage drop  $Q_{sig}/C_{Q3}$  corresponding to a transferred charge  $Q_{sig}$  and a capacitor  $C_{Q3}$  at the gate terminal of the source follower Q3 occurs. When the reset switch Q2 is turned off, the gate of the source follower Q3 holds the voltage obtained by superposing the optical signal component on the noise component. The voltage corresponding to this gate voltage of the source follower Q3 is output from the source follower.

[0049] At the gate of the source follower Q3, the voltage becomes lowest upon a read of the saturation charge. In the selective read method of the present invention using the gate operating point of the source follower Q3, it is important that the voltage is much higher than the gate voltage of the source follower Q3 on the nonselected row.

[0050] Qs of a transfer switch QHs to the common signal line 510 is turned on/off, and a signal obtained by reading out the optical signal component onto the noise component is held in the signal accumulator 506 (interval C in Fig. 8).

[0051] After the voltage of the reset power supply is changed to low level, the reset switch Q2 is turned on/off to decrease the gate voltage of the source follower Q3 and cancel selection of the source follower Q3.

[0052] The dynamic range will be explained with reference to Fig. 7. To confirm the effectiveness of the present invention, the results of row selection by the conventional selection switch Q4 are also shown in Fig. 7. The curves a, b, and c respectively represent characteristics for the pixel of the present invention, i.e., the pixel when the selection switch Q4 is inserted between the input MOS transistor Q3 and the power supply, and the conventional pixel shown in Fig. 1A. In the first embodiment, a high source follower input voltage is applied to the dark side, and the input terminal

reset voltage is applied to the power supply side by the reset switch Q2. As optical charges increase, the input voltage to the source follower drops. In general, linear characteristics on the dark side are important, so that linearity must be ensured in the region where the input voltage is high. The linearity could be ensured up to the voltage A in Fig. 7 in the pixel of the present invention, but to only the voltage B in Fig. 7 in the conventional pixel. From these results, the pixel of the present invention was confirmed to have a wide dynamic range. Particularly in the region where the power supply voltage is low, this effect becomes more prominent, and the lowest operable power supply voltage is lower by about 1 V than in the conventional pixel of Fig. 1A.

[0053] Fig. 9 is an equivalent circuit diagram of the pixel portion of the second embodiment. Fig. 10 is a circuit diagram for explaining the second embodiment also including a read system. A photodiode 905 in the second embodiment is a buried photodiode, similar to the first embodiment.

[0054] The signal amplifier is constituted by an inverting amplifier made up of a MOS transistor Q3 and a load resistor 1014, and the read procedure and the pulse timing to each pixel transistor are the same as in the first embodiment.

[0055] More specifically, a voltage equal to or less than the threshold voltage of the MOS transistor Q3 is input to the gate terminal of the MOS transistor Q3 on a nonselected row to turn off the MOS transistor Q3. The gate terminal of the MOS transistor Q3 on a selected row is temporarily reset to high level, and an optical signal is read out to the gate terminal of the MOS transistor Q3 to flow a current corresponding to the voltage of the gate terminal of the MOS transistor Q3 on the selected row through the load resistor 1014, and to selectively read out the optical signal. The read timings of the optical signal and the noise signal are the same as in the first embodiment. The reset power supply voltage applied from a reset switch Q2 is the same as in the first embodiment in order to ensure a wide dynamic range.

[0056] Since the signal amplifier is an inverting amplifier, the gain at the signal amplifier can be designed in a circuit, and a sensor having a higher S/N ratio than that of the source follower amplifier in the first embodiment can be provided.

[0057] The third embodiment provides an optical sensor constituted by an inverting amplifier made up of a p-channel junction field effect transistor used as a transistor Q3 constituting the signal amplifier, and a load resistor.

[0058] Since the gate electrode of the junction field effect transistor Q3 is formed from an impurity diffusion region, the diffusion region as the source/drain region of a transfer switch Q1 is directly used as the gate electrode. As a result, the pixel size can be reduced because of the absence of the region for connecting the diffusion region as the source/drain region of the transfer switch Q1 and the polysilicon gate electrode of the junction field effect transistor Q3 in the first and second embodiments, i.e., the absence of the contact portion for connecting the diffusion region and an aluminum metal interconnection, the contact portion for connecting polysilicon and a metal interconnection, and the interconnection portion for connecting the metal interconnections to each other.

[0059] The third embodiment adopts the p-channel junction field effect transistor Q3. For the nonselected row, a high-level OFF voltage is input. For the selected row, the voltage is temporarily reset to an ON voltage of about  $(1/2) \cdot V_{DD}$ , and then the optical signal is transferred to the control electrode of the junction field effect transistor. After the optical signal is transferred to the control electrode, the voltage of the control electrode drops. Since both the voltage of the control electrode and the power supply voltage can be decreased, the optical sensor can operate at a low power supply voltage without narrowing the dynamic range.

[0060] Fig. 11 is an equivalent circuit diagram of the fourth embodiment. In the fourth embodiment, a MOS transistor 1114 replaces the load resistor 1014 of the signal amplifier in the second embodiment.

[0061] In the second embodiment, letting  $V_{in}$  be the input voltage of the signal amplifier, and  $V_{out}$  be the output voltage to a signal output line 1003,

$$V_{out} = R \cdot A \cdot (V_{in} - B)^2$$

where R is the resistance value of the resistor load 1014, and A and B are parameters unique to the MOS transistor Q3.

[0062] In the fourth embodiment, letting  $V_{in}$  be the input voltage of the signal amplifier, and  $V_{out}$  be the output voltage to a signal output line 1103,

$$V_{out} = A \cdot (V_{in} - B)$$

where A and B are parameters unique to the MOS transistor Q3 and the MOS load 1114.

[0063] In the above manner, the output voltage  $V_{out}$  can be given as a linear function of the input voltage  $V_{in}$ , and  $A > 1$  can be satisfied. In this case, the linear region of the source follower Q3 of the signal amplifier can be widened.

[0064] Fig. 12 shows a read circuit of the fifth embodiment. The source terminals of a plurality of pixel MOS transistors Q3 are connected to a signal output line 1206, similar to the above embodiments. The read procedure and the pulse timing to each pixel transistor are the same as in the first embodiment.

[0065] According to the operation principle, when a constant voltage  $V_A$  is applied to a  $V_A$  terminal 1207, the emitter

voltage of a bipolar transistor, i.e., the voltage of the signal output line 1206 is fixed to  $[VA - VBE]$  for a base-emitter voltage  $VBE$  of the bipolar transistor.

[0066] When a reset voltage  $Vres$  is input to the gate terminal of the MOS transistor Q3, the MOS transistor Q3 flows a current  $I1$ :

$$I1 = \{(Vres - Vth) - (VA - VBE)\}/r1$$

[0067] Since a current  $I2$  flows via a resistor  $r2$ :

$$I2 = (VA - VBE)/r2$$

a current  $I3 (= I2 - I1)$  flows via a resistor  $r3$  connected between the power supply and the bipolar transistor:

$$[(VA - VBE)/r2] - \{(Vres - Vth) - (VA - VBE)\}/r1$$

and a terminal VB 1208 receives a voltage VB:

$$VDD - \{ [(VA - VBE) \cdot r3/r2] - [ \{(Vres - Vth) - (VA - VBE)\} \cdot r3/r1 ] \}$$

When the optical signal is transferred to the gate terminal of the MOS transistor Q3, and the voltage of the gate terminal of the MOS transistor Q3 changes to

$$Vres - \Delta V$$

the voltage VB of the terminal VB 1208 changes to

$$VDD - \{ [(VA - VBE) \cdot r3/r2] - [ \{(Vres - \Delta V - Vth) - (VA - VBE)\} \cdot r3/r1 ] \}$$

An optical signal component  $\Delta V \cdot r3/r1$  can be obtained by calculating the difference between the voltage VB of the terminal VB 1208 immediately after the reset operation and the voltage VB of the terminal VB 1208 after transfer of the optical signal to the gate terminal of the MOS transistor Q3.

[0068] In the fifth embodiment, the pulse shown in Fig. 8 is simultaneously applied to a plurality of rows to simultaneously select them. The above subtraction is performed to obtain the sum of pixel signals at the terminal VB. In the third and fourth embodiments, the sum can also be obtained, but no linear sum can be obtained. More specifically, the sum of pixel signals in the same row and the same color of two rows is output to the terminal VB. When the selection switch exists as in the conventional arrangement, addition cannot be performed with high precision due to the presence of a nonlinear switch resistance. However, since the present invention does not require any selection switch, addition can be easily performed with high precision.

[0069] In the circuit arrangement of the first embodiment, a pulse is applied to each pixel transistor at a corresponding timings shown in Fig. 13. In the sixth embodiment, during the nonselection period, the reset switch is kept on, and the voltage of the reset power supply is continuously applied via a reset switch Q2. A transfer switch Q1 is set at a voltage between high and low levels. Consequently, the transfer switch Q1 comprises a lateral overflow drain function of determining the overflow level by the gate voltage of the transistor Q1, and crosstalk to an adjacent pixel is reduced. Since the overflow level also depends on the threshold voltage of the transistor Q1, the transistor Q1 can function as a lateral overflow drain depending on the threshold voltage of the transistor Q1 even when the gate voltage of the transistor Q1 is 0 V.

[0070] To function the transfer switch Q1 as a lateral overflow drain, the drain-side voltage is generally set to or almost to high level. In this case, as shown in Figs. 1A and 1B, the selection switch Q4 must be arranged. The present



inventors have made extensive studies to find that the transfer switch Q1 functions as a lateral overflow drain if the transistor Q1 having a source on the photodiode side and a drain as the gate terminal of a MOS transistor Q3 satisfies the bias conditions of a pentode operation. In the sixth embodiment, the gate voltage of Q1 is set lower than in the conventional arrangement, and the low level of the reset power supply is set at 1.5 V. Further, this low-level voltage limits the saturation voltage. The pulse timing to each pixel transistor in the sixth embodiment can be applied to not only the circuit arrangement in the first embodiment but to the circuit arrangements in the remaining embodiments.

**[0071]** Fig. 14 shows the circuit arrangement of each pixel in the seventh embodiment. Fig. 15 is a timing chart showing the pulse timings of each pixel transistor and another main transistor, and the output voltage of a signal output line 1406. The read circuit according to the seventh embodiment is also constituted by a signal accumulator 506 and a horizontal shift register 507 shown in Fig. 5. The seventh embodiment is different from the first and sixth embodiments in that the reset voltage is applied via the signal output line 1406 without any reset power supply line. That is, the signal output line 1406 functions as the output signal line and reset power supply line of the first and sixth embodiments in a time-series manner in response to the ON/OFF state of a transistor Q4.

**[0072]** Similar to the first embodiment, signals from pixels are temporarily held in the signal accumulator 506, sequentially read out to a common signal line 1 (509) and a common signal line 2 (510) by sequentially opening/closing switches QHn and QHs by the horizontal shift register 507, and externally output as a noise signal 511 and an optical signal 512 via an output amplifier 513. The external read period is called a horizontal scanning period. During the horizontal scanning period, a reset switch Q6 is kept on, and the voltage of a reset power supply 1402 is continuously applied to the signal output line 1406 via the reset switch Q6 and the transistor Q4, similar to the sixth embodiment. A transfer switch Q1 is set at a voltage between high and low levels. Consequently, the transfer switch Q1 comprises a lateral overflow drain function of determining the overflow level by the gate voltage of the transistor Q1, and crosstalk to an adjacent pixel is reduced.

**[0073]** Compared to the sixth embodiment, the transfer switch Q1 in a pixel of a nonselected line is turned off to stop the overflow drain function every time a signal from a pixel of a selected row is transferred to the signal accumulator 506. According to the driving method of the seventh embodiment, image information is read out at an NTSC rate. That is, a signal from a pixel of a selected row is transferred to the signal accumulator 506 in a horizontal blanking period of about 10 psec, and information of the signal accumulator 506 is externally read out in a horizontal scanning period of about 50 psec. The overflow drain function stop period is therefore about 17% of the whole period, and the transfer switch Q1 effectively functions as an overflow drain in most of the period.

**[0074]** Fig. 15 shows the timings of a pair of switches QHn and QHs, i.e., switches Qn and Qs, the reset power supply on a selected row, the reset switch Q2 for turning on/off (high/low) a reset SW connected to the reset line immediately after the reset power supply, the transfer switch Q1 for transferring the charge of the photodiode to the gate input terminal of a MOS transistor Q3 before reading out the optical signal after reading out the noise signal, the gate input voltage of the MOS transistor Q3 which changes depending on the charge corresponding to the optical signal after turning on the transfer switch Q1, the reset switch Q4 for supplying the reset power, a load switch  $\overline{Q4}$  which is turned on/off inversely to the reset switch Q4 using the constant current source as the load of the MOS transistor Q3, and the signal output line showing the signal output voltage of the signal output line 1406.

**[0075]** Fig. 16 is an equivalent circuit diagram of the pixel portion of the eighth embodiment. A lateral overflow drain MOS transistor Q5 is added to the pixel arrangement of the seventh embodiment. The overflow level was examined for the case in which the level is determined by the gate voltage of the MOS transistor Q5, and the case in which the threshold voltage is adjusted to satisfy relationship of the gate voltage of the MOS transistor Q5 = the drain voltage of the MOS transistor Q5 = VDD. Almost the same crosstalk resistance as that in the seventh embodiment was confirmed, and the seventh embodiment was found to be an effective means. In the seventh embodiment, the lateral overflow drain by the MOS transistor Q5 is arranged, but a vertical overflow drain may be arranged.

**[0076]** The ninth embodiment will be described with reference to Fig. 17. In the ninth embodiment, Q4' is added to the arrangement of the seventh embodiment. During the horizontal scanning period, similar to the seventh embodiment, Q4 is turned on, Q4' and Q4'' are turned off, and a transistor Q1 is made to function as a lateral overflow drain. In a read, Q4 is turned off, Q4' and Q4'' are turned on, and a MOS transistor Q3 is turned on to enable selection of two types of read schemes, i.e., a source follower read scheme and an inverting amplifier read scheme.

**[0077]** More specifically, Q4 is turned off, Q4' is turned on, Q4'' is turned off, and a power supply 1701 is set at VDD to perform a source follower read similar to the first embodiment.

**[0078]** On the other hand, Q4 is turned off, Q4' is turned off, Q4'' is turned on, and the power supply 1701 is grounded to perform a MOS inverting amplifier read similar to the fourth embodiment. Since the transistor Q3 is symmetrical to the power supply and the signal output line because of the absence of the selection switch, excellent linearity can be obtained, and a multifunctional read can be realized by adding only a simple circuit. More specifically, a square addition read by an inverting amplifier read and bottom detection by a source follower read are performed.

**[0079]** In the ninth embodiment, the number of MOS transistors seems to largely increase by the read scheme selection switch made up of the reset switch Q4 for supplying the reset power supply voltage to the output signal line,

the load switch Q4' serving as the load of the MOS transistor Q3 to add the load of the constant current source read out in a source follower scheme, and the power supply switch Q4" for supplying the power supply VDD. Compared to ten thousand to hundred thousand pixels, an increase in occupied area is very small. Compared to the absence of the selection switch, a large pixel opening rate can be ensured. Further, the read scheme can be selected in accordance with the read state of the optical signal from which the noise signal is removed.

[0080] As has been described above, according to the first to ninth embodiments, a read pixel can be selected or not selected by changing the operating point of the input terminal of the signal amplifier in the pixel or cell, i.e., the reset voltage of the input terminal to a predetermined voltage. The conventional read selection switch can be eliminated to attain the following effects.

[0081] The number of transistors included in the pixel or cell decreases to downsize the pixel or cell. The linearity of the signal amplifier can be ensured in a wide voltage range without any selection switch. Moreover, a multifunctional read can be performed by adding a simple circuit, e.g., a MOS transistor for temporarily resetting the signal output line and a selection switch for setting the source follower circuit and the inverting amplifier.

[0082] Many widely different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention. It should be understood that the present invention is not limited to the specific embodiments described in the specification, except as defined in the appended claims.

## Claims

### 1. An image sensing apparatus comprising:

a plurality of pixels each including  
photoelectric conversion means,  
amplification means for amplifying a signal from said photoelectric conversion means,  
transfer means for transferring the signal from said photoelectric conversion means to said amplification means, and  
read control means for controlling a read of the signal from said amplification means under control of a voltage level of an input portion of said amplification means.

2. An apparatus according to claim 1, wherein said amplification means comprises a MOS transistor, and the input portion is a gate of the MOS transistor.

3. An apparatus according to claim 1, wherein said amplification means comprises a junction transistor.

4. An apparatus according to claim 1, wherein said amplification means is of a follower type.

5. An apparatus according to claim 1, wherein said amplification means is of an addition type.

6. An apparatus according to claim 1, wherein said transfer means comprises a transistor inserted between said photoelectric conversion means and the input portion of said amplification means.

7. An apparatus according to claim 1, wherein said read control means comprises a switch element for inputting a voltage to the input portion of said amplification means.

### 8. An image sensing apparatus comprising:

a plurality of pixels each including  
a photoelectric conversion unit,  
an amplification unit for amplifying a signal from said photoelectric conversion unit,  
a transfer unit for transferring the signal of said photoelectric conversion unit to said amplification unit, and  
a voltage input unit for inputting an arbitrary voltage to an input terminal of said amplification unit,  
wherein said voltage input unit controls a read of the signal from said amplification unit by changing an operating point of the input terminal of said amplification unit.

9. An apparatus according to claim 8, wherein said amplification unit comprises a MOS transistor, and the input terminal is a gate of the MOS transistor.

10. An apparatus according to claim 8, wherein said amplification unit comprises a junction transistor.

11. An apparatus according to claim 8, wherein said amplification unit is of a follower type.

12. An apparatus according to claim 8, wherein said amplification unit is of an addition type.

13. An apparatus according to claim 8, wherein said transfer unit comprises a transistor inserted between said photoelectric conversion unit and the input terminal of said amplification unit, a read of the signal is controlled by changing the operating point of the input terminal of said signal amplification unit, and a voltage is applied to a terminal opposite to a photodiode of said transistor during a non-read period.

14. An apparatus according to claim 8, wherein said read control unit comprises a switch element for inputting a voltage to the input terminal of said amplification unit.

15. An apparatus according to claim 14, wherein said switch element is arranged between the input terminal of said amplification unit and an output terminal of said amplification unit.

16. A signal detection apparatus comprising:

a plurality of cells each including  
detection means,  
amplification means for amplifying a signal from said detection means,  
transfer means for transferring the signal from said detection means to said amplification means, and  
read control means for controlling a read of the signal from said amplification means under control of a voltage level of an input portion of said amplification means.

17. A signal accumulation apparatus comprising:

a plurality of cells each including  
accumulation means,  
amplification means for amplifying a signal from said accumulation means,  
transfer means for transferring the signal from said detection means to said amplification means, and  
read control means for controlling a read of the signal from said amplification means under control of a voltage level of an input portion of said amplification means.

FIG. 1A




FIG. 1B






FIG. 3A




FIG. 3B




FIG. 4






FIG. 5



**FIG. 6**



**FIG. 7**






FIG. 8




FIG. 9






FIG. 11




FIG. 12






FIG. 13



**FIG. 14**



**FIG. 15**




FIG. 16






FIG. 17





Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 908 957 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
05.04.2000 Bulletin 2000/14

(51) int Cl.7: H01L 27/148, H04N 3/15

(43) Date of publication A2:  
14.04.1999 Bulletin 1999/15

(21) Application number: 98307952.6

(22) Date of filing: 30.09.1998

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventors:  
• Koizumi, Toru, c/o Canon K.K.  
Tokyo (JP)  
• Kochi, Tetsunobu c/o Canon K.K.  
Tokyo (JP)

(30) Priority: 06.10.1997 JP 27257897

(74) Representative:  
Beresford, Keith Denis Lewis et al  
BERESFORD & Co.  
High Holborn  
2-5 Warwick Court  
London WC1R 5DJ (GB)


(71) Applicant: CANON KABUSHIKI KAISHA  
Tokyo (JP)

(54) Image sensing apparatus, signal detection apparatus, and signal accumulation apparatus

(57) There is provided an image sensing apparatus comprising a plurality of pixels each including a photoelectric conversion unit, an amplification unit for amplifying a signal from the photoelectric conversion unit, a

transfer unit for transferring the signal from the photoelectric conversion unit to the photoelectric conversion unit, and a read control unit for controlling a read of the signal from the amplification unit under control of the voltage level of the input portion of the amplification unit.

FIG. 5



EP 0 908 957 A3



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number

EP 98 30 7952

| DOCUMENTS CONSIDERED TO BE RELEVANT   |  |  |  |
|---|--|--|--|
| Category  | Citation of document with indication, where appropriate, of relevant passages  | Relevant to claim  | CLASSIFICATION OF THE APPLICATION (Int.Cl.6) |
| E   | EP 0 905 788 A (CANON KK)<br>31 March 1999 (1999-03-31)<br>* page 15, line 21 - line 53; figure 18 *                             | 1-17   | H01L27/148<br>H04N3/15                       |
| E   | WO 98 56168 A (SARNOFF CORP)<br>10 December 1998 (1998-12-10)<br>* page 3, line 15 - page 5, line 1; figure 1 *                  | 1-17   |  |
| E   | US 5 898 168 A (WONG HON-SUM PHILIP ET AL)<br>27 April 1999 (1999-04-27)<br>* column 3, line 66 - column 4, line 62; figure 3B * | 1-17   |  |
|   |  |  | TECHNICAL FIELDS SEARCHED (Int.Cl.6)         |
|   |  |  | H04N   |
| The present search report has been drawn up for all claims  |  |  |  |
| Place of search<br><b>THE HAGUE</b>   |  | Date of completion of the search<br><b>7 February 2000</b>   | Examiner<br><b>De Paepe, W</b>               |
| CATEGORY OF CITED DOCUMENTS   |  | T : theory or principle underlying the invention<br>E : earlier patent document, but published on, or after the filing date<br>D : document cited in the application<br>L : document cited for other reasons<br>& : member of the same patent family, corresponding document |  |
| X : particularly relevant if taken alone<br>Y : particularly relevant if combined with another document of the same category<br>A : technological background<br>O : non-written disclosure<br>P : intermediate document |  |  |  |

EPO FORM 1502 0182 (P04C01)



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 7952

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDR file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-02-2000

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|---|---------------------|----------------------------|---------------------|
| EP 0905788 A                              | 31-03-1999          | JP 11103043 A              | 13-04-1999          |
|   |                     | JP 11196331 A              | 21-07-1999          |
|   |                     | CN 1213931 A               | 14-04-1999          |
| WO 9856168 A                              | 10-12-1998          | AU 7711698 A               | 21-12-1998          |
| US 5898168 A                              | 27-04-1999          | NONE                       |                     |

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82



1. The first step in the process is to identify the problem.

2. The second step is to gather information about the problem.

3. The third step is to analyze the information and determine the cause of the problem.

4. The fourth step is to develop a plan of action to solve the problem.

5. The fifth step is to implement the plan and monitor the results.

6. The sixth step is to evaluate the results and make adjustments as needed.

**THIS PAGE BLANK (USPTO)**

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☒ FADED TEXT OR DRAWING

☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**